What's the resolution on your logic analyzer? The other thing would be to look at how the time delay is implemented.