On my (not yet completed) Pulse Divider/Logic module I am normalizing one of the AND inputs and one of the OR inputs to the master Clock IN. I think I would be patching the clock into those often anyway, so this will save a couple patch cables...
Drew
synthwick <synthwick@...> wrote:
Hello, I already posted this to the SDIY list, but thought I'd put it
here too. Sorry for the cross post for those that get both in their
emails.
I'm trying to layout the panel for the pulse divider and some logic
elements. I've never had this sort of module before, but it seems
like something I'll be using all the time. I'm thinking about adding
2 outs for each division of the clock. That way I can run one to
something, and another into some logic, and off to another module, etc.
I don't want to waste a bunch of jacks (and panel space), so thought
I'd ask what people with more experience think of that idea.
thanks!
---------------------------------
Shape Yahoo! in your own image. Join our Network Research Panel today!
[Non-text portions of this message have been removed]
Drew
synthwick <synthwick@...> wrote:
Hello, I already posted this to the SDIY list, but thought I'd put it
here too. Sorry for the cross post for those that get both in their
emails.
I'm trying to layout the panel for the pulse divider and some logic
elements. I've never had this sort of module before, but it seems
like something I'll be using all the time. I'm thinking about adding
2 outs for each division of the clock. That way I can run one to
something, and another into some logic, and off to another module, etc.
I don't want to waste a bunch of jacks (and panel space), so thought
I'd ask what people with more experience think of that idea.
thanks!
---------------------------------
Shape Yahoo! in your own image. Join our Network Research Panel today!
[Non-text portions of this message have been removed]