If you single-step through the setup routine for the PLL, it is possible that this kills the PLL feed sequence and you'll probably be running at the crystal frequency. I haven't tried this, but it's what I would expect. (The manual says the feed sequence must occur in consecutive VPB bus cycles.) Regards, Danish
Message
Re: Discrepancy of timing during debugging versus non-debugging
2006-02-21 by Danish Ali