




SX-400








IC INFORMATION No 1
(CMOS)

1/5

Each
Set


SX-400

AGA-0121

[illegible]

OPERATING MODE	INPUTS				OUTPUTS		
	MR	CP	D _{3a}	D _{3b}	Q ₀	Q ₁	Q ₇
Reset (Clear)	L	X	X	X	L	L	L
Shift	H	↑	↑	↑	L	Q ₀	Q ₀
	H	↑	↑	h	L	Q ₀	Q ₀
	H	↑	h	↑	L	Q ₀	Q ₀
	H	↑	h	h	H	Q ₀	Q ₀

SX-400		設計	材料	檢閱	三角法	1
IC INFORMATION		81-1-31	81-1-2	81-2	m/m	Na
(DIGITAL)		Fitch	1	剛	比上寸法	品名
		Inte			SX-400	IC INFORMATION
						(DIGITAL) 35
						AGA 0121



Z80, Z80A CPU PIN CONFIGURATION

A0-A15
(Address Bus) Tri-state output, active high. A0-A15 constitute a 16-bit address bus. The address bus provides the address for memory (up to 64K bytes) data exchanges and for I/O device data exchanges.

D0-D7
(Data Bus) Tri-state input/output, active high. D0-D7 constitute an 8-bit bidirectional data bus. The data bus is used for data exchanges with memory and I/O devices.

M1
(Machine Cycle one) Output, active low. $\overline{M1}$ indicates that the current machine cycle is the OP code fetch cycle of an instruction execution.

MREQ
(Memory Request) Tri-state output, active low. The memory request signal indicates that the address bus holds a valid address for a memory read or memory write operation.

IORQ
(Input/Output Request) Tri-state output, active low. The IORQ signal indicates that the lower half of the address bus holds a valid I/O address for a I/O read or write operation. An IORQ signal is also generated when an interrupt is being acknowledged to indicate that an interrupt response vector can be placed on the data bus.

RD
(Memory Read) Tri-state output, active low. RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

WR
(Memory Write) Tri-state output, active low. WR indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.

RFSH
(Refresh) Output, active low. $\overline{RFSH}$ indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current MREQ signal should be used to do a refresh read to all dynamic memories.

HALT
(Halt state) Output, active low. $\overline{HALT}$ indicates that the CPU has executed a HALT software instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity.

WAIT
(Wait) Input, active low. $\overline{WAIT}$ indicates to the Z-80 CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active.


INT
(Interrupt Request) Input, active low. The Interrupt Request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop (IFF) is enabled.

NMI
(Non-Maskable Interrupt) Input, active low. The non-maskable interrupt request line has a higher priority than INT and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. NMI automatically forces the Z-80 CPU to restart to location 0066H.


RESET Input, active low. $\overline{RESET}$ initializes the CPU as follows: reset interrupt enable flip-flop, clear PC and registers I and R and set interrupts to 8080A mode. During reset time, the address and data bus go to a high impedance state and all control output signals go to the inactive state.

BUSRQ
(Bus Request) Input, active low. The bus request signal has a higher priority than NMI and is always recognized at the end of the current machine cycle and is used to request the CPU address bus, data bus and tri-state output control signals to go to a high impedance state so that other devices can control these buses.

BUSAK
(Bus Acknowledge) Output, active low. Bus acknowledge is used to indicate to the requesting device that the CPU address bus, data bus and tri-state control bus signals have been set to their high impedance state and the external device can now control these signals.



Z80, Z80A CPU BLOCK DIAGRAM



Z80, Z80A CPU REGISTERS


IC INFORMATION (CPU)

5/5


設計	製図	検図	承認	三角法	打	資料	仕上寸法	品名	数量	単位	備考
56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1
56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1
56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1	56/4/1

テスコ株式会社

56/4/1




SX-400 SYN-32		3/3		設計	製図	検図	承認	三角法	1	部品名	数量	備考
MICROCOMPUTER				81.3.30	55.4.2	55.4.2	55.4.2	m/m	材	仕上寸法		
				内山	川井	川井	川井	尺	器	SX-400	名称	
				テスコ株式会社								
										AGA-0117		





1S2473

SX-400 SYN-29		設計		製	國	原	因	材料	三角法	1			
(VCO)		81.3.30		内	山	川	井	尺	度	SX-400		部品名	
												AGA-0.114	

テスコ株式会社




△		SX-400 SYN-30 VCF	1/2	設計	製図	検図	承認	三角法		1								
△					81.3.30	81.3.30	81.3.30	m/m	材	質	仕上寸法	No	部	品	名	計	摘	要
△					内山	川井	川井	尺度	種	SX-400		名	称			図	番	AGA-0115
△																		
テスコ株式会社																		
版番																		



SX-400		SYN-30	2/2	設計	製図	検図	承認	三角法	1	部品名		数量	備考
VCF				81.3.30	55.1.2	55.1.2	川井	m/m	材	仕上寸法		1No.	要
				内山	55.1.2	55.1.2	川井	尺度	器種	SX-400		名称	図番
				テスコ株式会社								番	番
													AGA-0115

3



EG-1


SYN-32	13	A
SYN-32	14	D
SYN-32	15	S
SYN-32	16	R

GATE SIG

SYN-32	27	GATE 1
SYN-32	28	GATE 2
SYN-32	29	GATE 3
SYN-32	30	GATE 4

SYN-32	31	GATE 1
SYN-32	32	GATE 2
SYN-32	33	GATE 3
SYN-32	34	GATE 4

EG BLOCK	SYN-31-11
----------	-----------




A.D.S.R.

25C536G 25A564R 1524-73

4558 1/2


SYN-31-11



EG-1

SYN-39	EG1-1
SYN-39	EG1-2
SYN-39	EG1-3
SYN-39	EG1-4
SYN-30	EG1-1
SYN-30	EG1-2
SYN-30	EG1-3
SYN-30	EG1-4


設計	製図	検閲	承認	三角法	材料	仕上寸法	部品名	数量
81.1.23	51.2	51.2	51.2	m/m	材	仕上寸法	部品名	数量
尺	度	種	種	種	種	種	種	種
尺	度	種	種	種	種	種	種	種




FRONT PANEL BLOCK
 SYN-34, SYN-35, SYN-36, LP-09

テスコ株式会社

設計	製図	検図	承認	三角法			1					
5/1/17	5/1/17	5/1/17	5/1/17	m/m	材	質	仕上寸法	部	品	名	数	備
5/1/17	5/1/17	5/1/17	5/1/17	m/m	材	質	仕上寸法	部	品	名	数	備
5/1/17	5/1/17	5/1/17	5/1/17	m/m	材	質	仕上寸法	部	品	名	数	備
5/1/17	5/1/17	5/1/17	5/1/17	m/m	材	質	仕上寸法	部	品	名	数	備







POWER TRANS				FUSE			
NAME	PRIMARY						
	①	②	③	④	⑤	⑥	⑦
TSE-202 D	0V	100V	100V	1A	2A	1A	1A
TSE-202 U	0V	117V	117V	1A	2A	2A	2A
TSE-202 CEE	0V	220V	220V	3/5mA	1.6A	1.6A	1.6A
TSE-202 SHA	0V	240V	240V	3/5mA	1.6A	1.6A	1.6A
TSE-202 E	0V	110V	220V	1A	2A	1A	1A

POWER SUPPLY BLOCK		設計	製図	検図	承認	三角法	1	部品名		数量	標準
PS-25		81.1.10	5.1-2	1	1	m/m	1	電源ブロック		1	AGA-0120
		Eichi	Sato	1	1	1	1	電源ブロック		1	AGA-0120
		テスコ株式会社									

ON
EVER

১৩৩০৪ -
 ১৩৩০৫ -
 ১৩৩০৬ -

SX-400



~ 49 KEYS ~

設計	製圖	校核	手書	三角法			1		
312.2	561.2	561.2	川井	m/m	材	質	仕上寸法	No.	部 品 名 数 類 号
Eitech	561.2	561.2	川井	尺	箱	SX-400			ASO-0009

Synth Doctor - www.synthdoctor.eu