68300

Andrei,

Did you program one of your chip selects to act as your interrupt
acknowledge?

Brian

-----Original Message-----
From: Andrei Chichak [mailto:acpmiedm@...]
Sent: Tuesday, July 15, 2003 5:05 PM
To: 68300@yahoogroups.com
Subject: [68300] IRQ7 acting odd


Hi all,

I have a Benchmarq bq4842y battery backed ram RTC chip with INT* tied to 
IRQ7* directly (no pullup).

I have programmed PFPAR with a value of 0x80. DDRF is irrelevant but has a 
value of 0x13.

VBR is 0x100000. Location 0x10007C has 0x10E0C8 (address of the interrupt 
routine). Interrupt routine is declared as such and ends in RTE.

I have placed a breakpoint at the beginning of the interrupt routine (using 
SDS debugger) and the breakpoint never fires. When the RTC interrupt 
happens I can watch the INT* line go low and from that point on, when I try 
to halt the processor, SDS complains that it had to use a double bus fault 
to halt the processor. Prior to the interrupt the processor will halt
properly.

If PFPAR is set to 0x00, I can always halt the processor properly even 
after the INT* line is asserted by the clock chip.

Any ideas?

Andrei

-------
Andrei Chichak               #200 10835-120 Street
Senior Software Developer    Edmonton, Alberta
Pulmonox Medical Inc.        Canada
                              T5H 3P9
                              (W) (780) 451-3660
                              (F) (780) 452-0169

Lat: 53° 33' 13.548" N
Lon: 113° 31' 43.164" W



---------------------------------------------------
To unsubscribe from this group, send an email to:
68300-unsubscribe@yahoogroups.com

To learn more about Motorola Microcontrollers, please visit
http://www.motorola.com/mcu

 

Your use of Yahoo! Groups is subject to http://docs.yahoo.com/info/terms/