--- Larry Hendry <hendrysr@...> wrote:
Used the 3 outs as delayed gates. I just gated VCAs to check it out.
However, This could be a cool way to delay the start of EGs. I use
a slow ocs square wave into the clock to control the delay.
Interesting. If the gate shut down early in the ASR cycle, all gates
ended together. But, if the gate was still active at the end of the
pick up cycle, the drop out of the gates followed the pick up and
gate length was retained.
I think this ASR is going to find its way into all kinds of crazy
patches. :)
OTOH, my idea for oscillator sync did not work at all. :-)
Larry
__________________________________
Do you Yahoo!?
Protect your identity with Yahoo! Mail AddressGuard
http://antispam.yahoo.com/whatsnewfree
> I am thinking about other ways to use this module. What if a gateI just tried this. Works pretty well. Ran a gate into the ASR IN.
> signal was used at the input. Could one use the ASR for a evenly
> distributed gate delay?
Used the 3 outs as delayed gates. I just gated VCAs to check it out.
However, This could be a cool way to delay the start of EGs. I use
a slow ocs square wave into the clock to control the delay.
Interesting. If the gate shut down early in the ASR cycle, all gates
ended together. But, if the gate was still active at the end of the
pick up cycle, the drop out of the gates followed the pick up and
gate length was retained.
I think this ASR is going to find its way into all kinds of crazy
patches. :)
OTOH, my idea for oscillator sync did not work at all. :-)
Larry
__________________________________
Do you Yahoo!?
Protect your identity with Yahoo! Mail AddressGuard
http://antispam.yahoo.com/whatsnewfree