At 09:01 PM 4/18/04 +0000, you wrote:
>PLLCFG = 0x44 (P=2, M=4): 231ns (Should be 59Mhz but is 73.5Mhz?)
>PLLCFG = 0x23 (P=1, M=4): 231ns (as above)
How do you figure 231ns is a 73.5MHz clock?
Robert
" 'Freedom' has no meaning of itself. There are always restrictions,
be they legal, genetic, or physical. If you don't believe me, try to
chew a radio signal. "
Kelvin Throop, IIIMessage
Re: [lpc2000] Re: PLL Issues (was Help: Rowley CrossStudio & Wiggler Problem)
2004-04-18 by Robert Adsett