Yahoo Groups archive

Lpc2000

Index last updated: 2026-04-28 23:31 UTC

Message

Re: EINT1 and EINT2 problem

2005-01-21 by Amit

http://groups.yahoo.com/group/lpc2000/message/5132

Check it out.

Amit

--- In lpc2000@yahoogroups.com, "itsjustimpossible" <simonjh@b...> 
wrote:
> 
> Hi
> The two IRQ are via the VIC. The instruction at address 0x18 is;
> 
> LDR PC,[#-0x0FF0]
> 
> which should be fine. All the other IRQs are OK. Once the stall 
> occurs the program is still running. The normal code is stepping 
> through with no problems, its just that the interrupts are not 
being 
> actioned.
> 
> Very odd...
> 
> By the way, you mention a new errata posting by Philips. I am 
having 
> trouble finding it, would it be possible to pass on the location?
> 
> many thanks
> Simon
> 
> 
> --- In lpc2000@yahoogroups.com, "Amit" <emailakb@y...> wrote:
> > 
> > Simon,
> > 
> > Some questions:
> > 
> > When you press "stop" on the debugger where is the PC pointing 
> to ? 
> > (After the stall takes place) Is it held up in an exception 
> vector ?
> > 
> > How are you handling IRQ ? What is the instruction at 0x18?
> > 
> > Also, Philips posted an errata yesterday on External interrupt 
> > registers. 
> > 
> > Amit

Attachments

Move to quarantaine

This moves the raw source file on disk only. The archive index is not changed automatically, so you still need to run a manual refresh afterward.