Lpc2000

There is no limit on PCLK, other than it can never exceed CCLK, because
of the divider.  With XTAL=14.7M, the PLL set to 4 (CCLK= ~59M), the 
VPB set to 1 gives you a maximum PCLK of ~59M.
 
As the manual states: all internal devices can deal with this speed just
fine; the reason for the VPN (and its default setting) is to conserve power
by not running at the highest possible speed.
 
--fred

g pf <radiotommy2000@...> wrote:

Yes, of couse. we have do this in my desing. It works
fine.



--- arkeryd <arkeryd@...>дµÀ:


---------------------------------
Hello to you all, doing my first post here...

The Philips LPC 21xx user manual carefully explains
about pclk <->
cclk relation and vpb divider, but doesn't say whether
there is any
upper limit on pclk...

Does anyone know if pclk can safely run at same speed
as cclk (vpb
divider=1), even if cclk is set at max, that is 60mhz
on the LPC 2119
version I am using?

Kind Regards


  
    
---------------------------------
  YAHOO! GROUPS LINKS

  
    Visit your group "lpc2000" on the web.
   
    To unsubscribe from this group, send an email to:
lpc2000-unsubscribe@yahoogroups.com
   
    Your use of Yahoo! Groups is subject to the Yahoo!
Terms of Service.

  
---------------------------------





      

      
            
___________________________________________________________ 
ÑÅ»¢Ãâ·ÑGÓÊÏ䣭;ÖйúµÚÒ»¾øÎÞÀ¬»øÓʼþɧÈų¬´óÓÊÏä
http://cn.mail.yahoo.com/?id=77071



SPONSORED LINKS 
Microcontrollers Microprocessor Intel microprocessors Pic microcontrollers 8085 microprocessor 

---------------------------------
YAHOO! GROUPS LINKS 


    Visit your group "lpc2000" on the web.
  
    To unsubscribe from this group, send an email to:
 lpc2000-unsubscribe@yahoogroups.com
  
    Your use of Yahoo! Groups is subject to the Yahoo! Terms of Service. 


---------------------------------




[Non-text portions of this message have been removed]