Yahoo Groups archive

Lpc2000

Index last updated: 2026-04-28 23:31 UTC

Messages

Browse messages

Page 102 of 329 · 16407 messages matched

Un-aligned data access on ARM7 core

2005-12-16 by Marko Panger

Hello all, I have a general programming question. Me and my co-workers had an discussion about data alignment and non-aligned accesses. Please consider the

Thread view Attachments: 0

Re: Faster integer division with KEIL

2005-12-16 by uedogan

Hi, thanks for the tip of this book! Unfortunately i just have normal numbers in binary format. By the way, this are three sensor values which together form

Thread view Attachments: 0

Re: UART clock tolerance question.

2005-12-16 by Ken Wada

... Some ... for any ... Interesting; your number... 3%. The 16C550 UART statemachine uses a 16x over-sampling statemachine for detecting the NRZ bit-frame,

Thread view Attachments: 0

Combining forces on open-source gdb stub

2005-12-15 by Bertrik Sikken

... Hash: SHA1 Hi all, I noticed that quite a lot of people are working on JTAG tools for debugging on the LPC, but (as far as I know) there is still no-one

Thread view Attachments: 0

ARM-related article

2005-12-15 by David Hawkins

Here s an interesting ARM-related article .... ... 8. From EDN Europe: ARM targets automotive and industrial dominance ... --By David Marsh, Contributing

Thread view Attachments: 0

Re: UART clock tolerance question.

2005-12-15 by Guillermo Prandi

Most likely it will. It is not exactly if LPC will handle it , but more like whether the two parties will understand each other. In a perfect world, you just

Thread view Attachments: 0

UART clock tolerance question.

2005-12-15 by diwilru

Fellows, In my application the best I can get is 115384 Baud for uart0 whereas data source has speed of 115200 exactly. The error is about 0.16%. The question

Thread view Attachments: 0

Re: Merry Christmas

2005-12-15 by Eric Engler

... Thanks Rob - this is a great idea! It s cheap and it s a good way to introduce my teen-age kids to electronics and programming. I just ordered mine. Eric

Thread view Attachments: 0

Re: FLASH Security

2005-12-15 by jayasooriah

Why is external memory boot is disabled when CRP is active. Is this because code in external memory can always read flash no matter what? Does this mean that

Thread view Attachments: 0

Re: FLASH Security

2005-12-15 by jayasooriah

Thanks Robert for the clarification. In the AVR s we can ship the product to customers with our code in boot sector, and allow them load their own application

Thread view Attachments: 0

Re: GCC - locals performance

2005-12-14 by brendanmurphy37

Hi, The short answer is that it is impossible to say what either version does without looking at the assembler output from the compiler at the particular

Thread view Attachments: 0

Re: FLASH Security

2005-12-14 by philips_apps

Your understanding of the LPC2000 flash security is right for the LPC2104/2105/2106 as they exist today but wrong for any other LPC2000 subfamily as all the

Thread view Attachments: 0

Move to quarantaine

This moves the raw source file on disk only. The archive index is not changed automatically, so you still need to run a manual refresh afterward.