Yahoo Groups archive

Lpc2000

Index last updated: 2026-04-28 23:31 UTC

Messages

Browse messages

Page 140 of 329 · 16407 messages matched

Re: [lpc2000] Corssworks CTL examples

2005-10-18 by Tom Walsh

... Yes, some external interrupt controllers / sources exert a continuous active level until all interrupt sources within them have been cleared. A device

Thread view Attachments: 0

Re: [lpc2000] Corssworks CTL examples

2005-10-18 by rseku

Thank You very much indeed! Meantime I figured out, that external interrupt trigerring by level keeps triggering as long as the reason is kept.This makes

Thread view Attachments: 0

Confused re: endianness

2005-10-18 by rtstofer

I have a pointer to an unsigned 32 bit value in an array[512] of unsigned chars (actually the partition table of a CF). When I point to the value using GCC,

Thread view Attachments: 0

Re: [lpc2000] ARM mode

2005-10-18 by Charles Manning

... Instead of doing a blx, the following will work pretty well: ldr r0,=func_addr (assumes func_addr has 1 set for Thumb funcs) mov lr,pc bx r0 ... That is

Thread view Attachments: 0

Re: RE : [lpc2000] ARM mode

2005-10-17 by Tom Walsh

... I had been wondering which arch type was for the LPC2xxx family, thank you. So, I would imagine that even if I built an arm9tdmi (armv5t) GCC compiler

Thread view Attachments: 0

RE : [lpc2000] ARM mode

2005-10-17 by Yannick Hildenbrand

Hello, I just would like to add a small remark to this excellent analysis The BLX instruction is available on architectures V5 and above (see the

Thread view Attachments: 0

Re: External watchdog and flash loader

2005-10-17 by lp2000c

One thing which will kill your internal Watchdog is writing a large value to the WDTC register. While the WDMOD register is write- protected, this register is

Thread view Attachments: 0

Re: External watchdog and flash loader

2005-10-17 by lhaddix

Sten, What do you mean bad foul!!! my design or this situation? I think I will add circuitry to inhibit the external watchdog when P0.14 is low. I also want

Thread view Attachments: 0

Re: [lpc2000] ARM mode

2005-10-17 by Sten

Hello, entry of interrupts must be compiled in ARM mode. If you return from a function or interrupt by LR (return address in link register) you do not need to

Thread view Attachments: 0

Re: LPC2148 errata

2005-10-17 by philips_apps

Joel, the LPC2148 Errata Sheet is here: http://www.standardics.philips.com/support/techdocs/microcontrollers/ pdf/errata_lpc2148.pdf It is not identical to the

Thread view Attachments: 0

Re: [lpc2000] Corssworks CTL examples

2005-10-17 by Tom Walsh

... If you are experiencing continual execution of your ISR code, then it would probably be that the interrupt is in level rather than edge mode. See

Thread view Attachments: 0

Re: [lpc2000] ARM mode

2005-10-17 by Tom Walsh

... I was just reading something about that up at arm.com. Something about having interrupt handlers written / compiled in thumb. IIRC, the ARM processors

Thread view Attachments: 0

ARM mode

2005-10-17 by wiese_matthias

Hi, we are programming a lpc2294 and have problems with the ARM/THUMB mode. We d like to use the mixed mode (arm & thumb mode) to save time loading the

Thread view Attachments: 0

Re: LPC2148 errata

2005-10-17 by dr_danish_ali

Hi Joel, I found this link only mentions the lpc2148: http://www.standardics.philips.com/support/techdocs/microcontrollers/pdf/ errata_lpc2148.pdf off the

Thread view Attachments: 0

LPC2148 errata

2005-10-17 by Joel Winarske

Can Phillips apps confirm if the errata for the LPC2148 is identical to the LPC2138? This link downloads the errata sheet for the LPC2138:

Thread view Attachments: 0

flashing an elf-file to internal Flash

2005-10-17 by Klaus

I am downloading an elffile to the internal Flash. I write the sections with IAP. So far everything works. But after reset, the program doesnt start. I set the

Thread view Attachments: 0

Re: External watchdog and flash loader

2005-10-17 by bdmlpc

Hello, bad foul!!! I think there is no software solution (except hacking the philips bootloader). You could insert a single gate (NAND) into the /reset signal

Thread view Attachments: 0

External watchdog and flash loader

2005-10-17 by lhaddix

Hi, I m working on an LPC2138 design and just moved into ESD testing. After some ESD hits there was no damage, but the processor would be left not running.

Thread view Attachments: 0

Corssworks CTL examples

2005-10-17 by rseku

I am testing simplest ever Crossworks CTL examples for builtin multi tasking. When I went through test 2 for Olimex(LPC2138), I found that button ISR once

Thread view Attachments: 0

Re: [lpc2000] Lookup table in GAS!!!!

2005-10-17 by Sten

Hello Vineet, documentation can be found under: http://www.gnu.org/software/binutils/manual/gas-2.9.1/as.html Why you want to build up such lookup table in

Thread view Attachments: 0

Re: [lpc2000] Lookup table in GAS!!!!

2005-10-17 by Richard Duits

You can use an __attribute__((section( .lookup_table ))) and create a section in your linker script. I used the following linker script for some calibration

Thread view Attachments: 0

Lookup table in GAS!!!!

2005-10-17 by vineet jain

Hello ppl, I am using the GNU tool under the Keil environment. I wanted to know if there is anyway I could make a lookup table(in code memory, flash) from a

Thread view Attachments: 0

Move to quarantaine

This moves the raw source file on disk only. The archive index is not changed automatically, so you still need to run a manual refresh afterward.