Yahoo Groups archive

Lpc2000

Index last updated: 2026-04-28 23:31 UTC

Messages

Browse messages

Page 126 of 329 · 16407 messages matched

Jtag for arm!!

2005-11-08 by Diego Stefanello

Hello guys. I m initiating the study about ARM and I would like to know where to find a Jtag schematic for arm debugger. Tks Diego

Thread view Attachments: 0

Re: UDP socket setting....

2005-11-08 by Mark Butcher

Hi and thanks for the tips. It seems as though the simplest method to get the code working as I want it is to move to the Windows Sockets 2 API and use the

Thread view Attachments: 0

Can I run the core voltage at 1.5 volts

2005-11-08 by pfwilliamsmts

I am starting a new design with the LPC2106. I will also have an FPGA running at 1.5 volts. I would like to use the 1.5 volts for the LPC core voltage. The

Thread view Attachments: 0

Re: Looking to buy compiler

2005-11-08 by rtstofer

... vs. PDF). ... A while back I wanted to download the C standard. It seems I would have to pay for it. The C++ standard was free (or cheap) so I grabbed it

Thread view Attachments: 0

Re: Looking to buy compiler

2005-11-08 by bdmlpc

... You can use 8bit access to 32bit memory, but some registers don t like it. The compiler only sees some memory in which registers are mapped. The compiler

Thread view Attachments: 0

Re: [lpc2000] New to microprocessor

2005-11-08 by David Hawkins

... Hi Eric, If the board has the serial port available, then yes you should be able to talk to the processor over the serial port - but only once it is

Thread view Attachments: 0

Re: Looking to buy compiler

2005-11-08 by rtstofer

All, I have been trying to follow the issue of the code generation for the typedef. So, I tried it for setting 3 of the bits; the two least significant and

Thread view Attachments: 0

Re: [lpc2000] Re: Looking to buy compiler

2005-11-08 by Александр Борисов

You are wrong, I can acknowledge one s mistakes :-) About user name - please see e-mail, not user name. It s code page error of web interface of my mail

Thread view Attachments: 0

FreeRTOS Demo for Keil MCB2100 and GCC

2005-11-08 by Peter Homann

Hi, Just thought I d ask if anyone has done the following. FreeRTOS has a demo application for the Keil MCB2100 board, that compiles with the Keil compiler in

Thread view Attachments: 0

Re: [lpc2000] Re: Looking to buy compiler

2005-11-08 by Александр Борисов

... Thank you for my education ... Is this open or closed report? ... I only draw attention on some peculiar properties of Crossworks port of gcc. I reconsider

Thread view Attachments: 0

Re: [lpc2000] Re: Looking to buy compiler

2005-11-08 by Александр Борисов

... #define __REG32 unsigned long I only declare bit field. I can use uchar, or uint, it does t important for bit field declaration Any questions?

Thread view Attachments: 0

Addenum: Looking to buy compiler

2005-11-08 by 42Bastian Schick

Just a quick note: Sciopta RTOS + TCP/IP + Webserver is about 63k with gcc and 59K with ARM RVCS (Thumb). -- 42Bastian Schick

Thread view Attachments: 0

Re: Looking to buy compiler

2005-11-08 by brendanmurphy37

At the risk of adding yet more controversy to what is getting to be a somewhat heated discussion, can I suggest that access to hardware registers is best done

Thread view Attachments: 0

Re: [lpc2000] Re: Looking to buy compiler

2005-11-08 by Александр Борисов

On Tue, 8 Nov 2005 09:08:29 -0000 ... We discuss not any abstract ISO C compiler, but _C_compiler_for_ARM_core. So, do you agree, that my _C_code_ correct? My

Thread view Attachments: 0

Re: [lpc2000] Re: Looking to buy compiler

2005-11-08 by Александр Борисов

... I tried to explain my point of view in other mail. The generated code works incorrectly because it use BYTE instructions. You can compile it, load into the

Thread view Attachments: 0

Re: [lpc2000] Code pointer with GCC

2005-11-08 by vineet jain

Hi, There are no overlapping memory addresses of RAM and ROM like in 8051. Here the address space is linear. You ll know your memory layout once you look at

Thread view Attachments: 0

Re: Looking to buy compiler

2005-11-08 by vaneenbergen

That the first bit of the second byte also changed is very possible. This is de to the processor. The timer register should be handled in a 32 bit access. this

Thread view Attachments: 0

RE: [lpc2000] Non-aligned access?

2005-11-08 by Dan Beadle

The basic cause of this error is having an program fetch that is not aligned on a multiple of 4. (the 241H in your example). So how did you do this? This can

Thread view Attachments: 0

Re: Non-aligned access?

2005-11-08 by embeddedjanitor

... deal ... interworking a ... regardless. ... AT91SAM7 ... at ... ability. ... right ... Yup I agree with your basic strategy. If it ain t broke... :-). The

Thread view Attachments: 0

Re: [lpc2000] Non-aligned access?

2005-11-08 by Tom Walsh

... Doing the Internetworking is a new thing for me, newlib and gcc were at odds with each other over thumb code linking so I removed the ability. I ve got a

Thread view Attachments: 0

Re: [lpc2000] Non-aligned access?

2005-11-08 by Charles Manning

... What instruction was this accessing? The following things can give you non-aligned accesses: 1) Trying to read a U32 on a non-4-byte boundary or a U16 on a

Thread view Attachments: 0

Re: [lpc2000] Non-aligned access?

2005-11-08 by Tom Walsh

... You can run into this when mixing Thumb with ARM code. When interrupt routines are entered, the processor is in ARM mode, either write your handlers in ARM

Thread view Attachments: 0

Move to quarantaine

This moves the raw source file on disk only. The archive index is not changed automatically, so you still need to run a manual refresh afterward.