Yahoo Groups archive

Lpc2000

Index last updated: 2026-04-28 23:31 UTC

Messages

Browse messages

Page 248 of 329 · 16407 messages matched

Re: UART0

2004-11-19 by mahlerweb

Hi, are you working with a pll-multiplier ??? ... byte. ... */ ... */ ... */

Thread view Attachments: 0

UART0

2004-11-19 by k10elex

I am using Olimex LPC2106 board with 14.7456Mhz crystal. i am facing problem with the Serial port. i initialise the register for 9600 baudrate but its not

Thread view Attachments: 0

Re: Any way to launch ISP ?

2004-11-19 by dave_albert

Thank you...this is exactly what I was looking for! In my application, the CPU is deeply embedded and is not accessible so it cannot be reset or power cycled.

Thread view Attachments: 0

Re: SPI Misbehavior (An Update)

2004-11-19 by tom_laffey

Richard, Regarding your earlier post, I was thinking in terms of delays added by breakpoints, or now reads. In the code below, I see the dummy read in the

Thread view Attachments: 0

Re: SPI Misbehavior (An Update)

2004-11-19 by Richard

Adding a read of the status register (SPSR) to the ISR solves the problem. Now to figure out why....... Richard ... I ... byte ... went

Thread view Attachments: 0

Re: Any way to launch ISP ?

2004-11-18 by Richard

Here is some code that will invoke the bootloader which will read P0.14 (after you have set it low) and initiate ISP. Richard /* ISP Invocation code –

Thread view Attachments: 0

SPI Misbehavior

2004-11-18 by Richard

I am putting togther simple SPI routines using an interrupt. What I am see is that, if I put a breakpoint in the SPI ISR, I see the byte get spit out and the

Thread view Attachments: 0

Any way to launch ISP ?

2004-11-18 by Owen Mooney

Yup There shore is ! In the LPC2106 anyway. I dunno about the rest of them. But it requrires a reset of the micro! Use the IAP instructions to erase the first

Thread view Attachments: 0

Re: Questions on the UART Interface

2004-11-18 by g2100g

You MUST enable the FIFO (by setting U0FCR:0) - See Description of that bit in Table 66 of LPC2106 User Manual. Since other sections of the manual imply that

Thread view Attachments: 0

Re: Questions on the UART Interface

2004-11-18 by Leighton Rowe

... point. ... hide it ... Good news...I got communication running alot better after enabling FIFOs (U0FCR = 1) at startup. So far, no Rx & Tx glitches yet.

Thread view Attachments: 0

Re: Questions on the UART Interface

2004-11-18 by Leighton Rowe

... just ... the end ... Well after double checking & changing my code to the single IIR read concept, things remained the same. The affected packet I receive

Thread view Attachments: 0

Re: [lpc2000] Any way to launch ISP ?

2004-11-18 by Robert Adsett

... I think the only other way it starts is if the checksum over the exception vectors fails. Erasing the first flash sector should do it. I believe someone

Thread view Attachments: 0

Any way to launch ISP ?

2004-11-18 by dave_albert

Is there any way to launch the ISP software without having the BSL jumper on? (i.e. does it have an entry point that does not check P0.14?)

Thread view Attachments: 0

Re: FLASH errata (bigining to hate LPC)

2004-11-18 by haack0815

Hi Gus, I can t follow your problems 1. If the 1000 device are unmounted, return them to your disti and get a replacement with the actual bootloader. Here in

Thread view Attachments: 0

Re: Questions on the UART Interface

2004-11-18 by Leighton Rowe

Sorry for the delay guys, Point taken for the answers to 1,2, and 3. Thanks Karl & Robert. ... what I ve ... problem I ... assert if ... Robert, I haven t yet

Thread view Attachments: 0

Detect lost interrupts

2004-11-18 by FabioDB

With LPC2106 is there somethig to detect if one or more interrupts was lost? -- FabioDB Altraqua

Thread view Attachments: 0

Re: Questions on the UART Interface

2004-11-17 by Karl Olsen

... No, they are the actual shift registers. U0TSR can be checked with U0LSR bit 6, TEMT. TEMT=0 = U0TSR is shifting out a byte, TEMT=1 = U0TSR is idle.

Thread view Attachments: 0

Questions on the UART Interface

2004-11-17 by Leighton Rowe

Just for clarification on the UART Block Diagram (see UM)... 1. Do U0TSR & U0RSR actually representthe Tx & Rx FIFO buffers? I only see U0TSR & U0RSR

Thread view Attachments: 0

FLASH errata (bigining to hate LPC)

2004-11-17 by Gus

Hello, We had a problem with refalshing the chip untill we upgraded the boot loader to 1.63 (LPC2114) no problems anymore! MY question is that there is a step

Thread view Attachments: 0

I2C for LPC21XX

2004-11-17 by santosh jha

hi, have any one worked on external RTC PCF8583 using I2C? I need C program for LPC 2106. I am using Keil compiler. Santosh Jha ... Do you Yahoo!? Meet the

Thread view Attachments: 0

Move to quarantaine

This moves the raw source file on disk only. The archive index is not changed automatically, so you still need to run a manual refresh afterward.