Yahoo Groups archive

68300

Index last updated: 2026-04-29 00:01 UTC

Messages

Browse messages

Page 6 of 12 · 561 messages matched

[68300] Re: 68332-SDRAM interface

2003-04-08 by Andrei Chichak

... Outside of the embedded systems world, I don t think that people would consider the 332 able to address large chunks of memory . By using SRAM and the

Thread view Attachments: 0

[68300] Re: 68332-SDRAM interface

2003-04-08 by Steve Russell

Shyam, The 68360 is listed as a production part and has a DRAM interface. It also has a full 32-bit address, if you find that a mere 24 bits cramps your

Thread view Attachments: 0

Re: 68332-SDRAM interface

2003-04-08 by shyam_mali

Hi Jeff, Can you comment on this design, I happened to see this site after i read your message. http://www.users.qwest.net/~kmaxon/page/cont/cont47.htm . The

Thread view Attachments: 0

Re: [68300] Re: 68332-SDRAM interface

2003-04-08 by jeffrey.tenney@gm.com

Shyam, I don t think you ll get many responses on using SDRAM with a 68xxx. These processors have asynchronous external buses. The conversion hardware and

Thread view Attachments: 0

Re: 68332-SDRAM interface

2003-04-08 by shyam_mali

Charles, Yes, I am looking for advise on the feasibility and information of interfacing the DIMM modules used in the PC. Kindly advise. Shyam ... used in PC s

Thread view Attachments: 0

RE: [68300] 68332-SDRAM interface

2003-04-08 by Melear Charles-rdph40

Shyam, Do you mean that you want to put Synchronous DRAM, like the kind used in PC s and stuff? The MC68332 was not particularly designed to deal with DRAM.

Thread view Attachments: 0

68332-SDRAM interface

2003-04-08 by shyam_mali

Hi Charles, Robert Thanks for the assurance, i am keen on starting this project. To start with the 332, i feel that it might be very helpful to have an

Thread view Attachments: 0

RE: [68300] 68332 SDRAM interface

2003-04-07 by Melear Charles-rdph40

Shyam, The MC68332 is a good part to use. What you might want to do is get with a distributor and get a particular part number and then get the distributor to

Thread view Attachments: 0

Re: [68300] Re: 68332 SDRAM interface

2003-04-07 by Robert Layton

Below is the answer which I got from Motorola when I asked them the same question recently ( the E20 refers to one of the 68332 chips ) : Dear Robert Layton,

Thread view Attachments: 0

Re: 68332 SDRAM interface

2003-04-07 by jeffreyslcu

If you are starting out with a new project, you might want to think twice about using the 68332. I am using part MC68332GCFC16 and it allegedly has an

Thread view Attachments: 0

68332 SDRAM interface

2003-04-07 by shyam_mali

Hi, I am a newcomer in this group and also a beginner in the 68000 series microcontrollers. I am looking forward to using the 68332. I am looking for some

Thread view Attachments: 0

Can I user the Interrupt of MC68376

2003-04-07 by wflsa

I hope use Interrupt server program in IRQ pin of the MC68376. when a low level is generated, MCU is call my specify server program. Now, I generate a low

Thread view Attachments: 0

RE: [68300] TPU Problem

2003-04-02 by Melear Charles-rdph40

Robert, I do not read C code very well but there is one thing that I have learned to look for. In one of the last lines in your code, you do something to the

Thread view Attachments: 0

TPU Problem

2003-03-31 by Robert Yablonski

Hello Group, We have a TPU problem. When using the PTA function, in Mode 3 we sometimes get a reading that is 1/2 the actual period Plus 1035+-1. The

Thread view Attachments: 0

Errata

2003-03-26 by Andrei Chichak

Hi All, This was going to be a message regarding SWT timing, but I figured it out. But I found a documentation error in the mean time. MC68332UM/AD Page D-12

Thread view Attachments: 0

Re: [68300] pwm interrupt for 68376

2003-03-19 by jeffrey.tenney@gm.com

Erik, Yes, it s user defined (within limits). Write to the Bus Interface Unit s MCR to set the base interrupt vector for the CTM4. PWM5 would use vector

Thread view Attachments: 0

pwm interrupt for 68376

2003-03-19 by Erik Wise

I am having trouble setting up the interrupt that will fire after completion of each pwm period. I previously posted but made a mistake when I said that I was

Thread view Attachments: 0

RE: [68300] Re: Theoretical questions

2003-03-07 by Iain A B Lindsay

Perhaps there is confusion between word/longword adressing (which has very little to do with the address bus, apart from alignment restrictions) and the

Thread view Attachments: 0

Re: [68300] TPU emulation on 68LK332

2003-03-07 by Allen Nance

Hello Again: I found the problem. Yes, the TPU emulation does work on the 68LK332. I had a bug in my old code that for some strange reason didn t show up on

Thread view Attachments: 0

TPU emulation on 68LK332

2003-03-07 by Allen Nance

Hello group: Has anyone used the TPU emulation RAM as TPU code space on the 68LK332 (3V part)? Should it work? I have an application which runs on a 5V part

Thread view Attachments: 0

RE: [68300] Re: Theoretical questions

2003-03-05 by jeffrey.tenney@gm.com

John, You can review the addressing modes (direct, indirect, absolute, etc.) of the CPU32 in the CPU32RM, chapter 3. However, the CPU32 does not do memory

Thread view Attachments: 0

Re: [68300] 68336 PWM Interrupt question

2003-03-05 by Robert Layton

Erik, If you are using C, I have some header and initialization files which may be useful in describing and using the TPU. Please let me know. Regards, Robert

Thread view Attachments: 0

RE: [68300] Re: Theoretical questions

2003-03-05 by Melear Charles-rdph40

John, Bye the bye, LEA only has a 32-bit form, i.e., it always uses Long Word addressing. Also, move.l also forces Long word addressing because a 32-bit

Thread view Attachments: 0

RE: [68300] Re: Theoretical questions

2003-03-05 by Melear Charles-rdph40

John, Purely from a software / compiler standpoint, a C compiler treats the CPU32 as a 32-bit address machine. So, you will see instructions that use the full

Thread view Attachments: 0

Re: [68300] 68336 PWM Interrupt question

2003-03-05 by John Mermigis

First of all the TPU issues one interrupt of its own and internally administers of which channel sould that be If I remember well (I don t have the manual at

Thread view Attachments: 0

RE: [68300] Re: Theoretical questions

2003-03-05 by John Mermigis

First of all thank you all Guys for your interest in my question Actually, I did mention that this was a purely theoretical question, I have already solved the

Thread view Attachments: 0

68336 PWM Interrupt question

2003-03-04 by Erik Wise

Presently I am using a TPU Channel to generate a PWM signal, and it works as I would like. However, if possible I would like an interrupt to be generated on

Thread view Attachments: 0

RE: [68300] Re: Theoretical questions

2003-03-04 by Melear Charles-rdph40

Jeff, I am just a hardware guy. I know in the past that this .w vs .l addressing has cropped up and that it was solved by specifically adding the .l ,

Thread view Attachments: 0

RE: [68300] Re: Theoretical questions

2003-03-04 by jeffrey.tenney@gm.com

Charlie, I am shocked that any assembler would default to word addressing for the instruction example you give, MOVE.B #$12, (A0) especially if you re saying

Thread view Attachments: 0

RE: [68300] Re: Theoretical questions

2003-03-04 by Melear Charles-rdph40

Dimiter, You are right about self-respecting compilers. However, there are several legal modes of operation that can be specified here. Consider this

Thread view Attachments: 0

Re: Theoretical questions

2003-03-04 by Dimiter Popoff

Any self-respecting compiler or assembler should issue an error message if one tries to fit into a word an address bigger than that (notice that the 68K family

Thread view Attachments: 0

RE: [68300] Theoretical questions

2003-03-04 by Melear Charles-rdph40

Hello everyone, When I receive questions like this, I try to offer simple answers that seem to trick a lot of people. Many compilers default to word length

Thread view Attachments: 0

Theoretical questions

2003-03-04 by johnmerm <iomer@egnatia.ee.auth.gr>

Could somebody explain to me why a Bus error exception shall occur when commands like MOVE.L (_BlaBla),A1 or ADD.L A2,(_Blabla) Well it seems the problem is

Thread view Attachments: 0

[68300] 68376 -> QSPI trouble

2003-02-19 by Jose Lopez

List, I m using the QSPI to talk to a D/A and it s not working the way I would expect it to. The QSPI is configured for wrap-around mode and the interrupts are

Thread view Attachments: 0

64/32 division

2003-02-11 by Dimiter Popoff

Hi all, I have written an assembler (or is it a compiler?) which produces power PC code from CPU32 sources (and more than that, but this is another topic). To

Thread view Attachments: 0

Internal Privilege Violation Error

2003-02-11 by johnmerm <iomer@egnatia.ee.auth.gr>

As the subject indicates, I get one Internal.... What could probably cause this to happen And in genereal what is the diference between Internal whatever

Thread view Attachments: 0

OT: Introl C user group

2003-02-06 by Mark Wyman

Hi all, I started a user group for the few of us who are using Introl C tools for Motorola processors rather than the other available perfectly good tools. You

Thread view Attachments: 0

Re: [68300] Re: loaders

2003-02-02 by Jose Lopez

I had mine set to ICD1 , 200 and it still did it. ... _________________________________________________________________ Add photos to your e-mail with MSN

Thread view Attachments: 0

Re: loaders

2003-02-02 by thisobj <fvolker@yhti.net>

With BD32, there were continuous errors on opening the program until I changed the 2 lines in the BD32.CFG file to ICD1 , 1 . This file previously contained

Thread view Attachments: 0

Move to quarantaine

This moves the raw source file on disk only. The archive index is not changed automatically, so you still need to run a manual refresh afterward.