Identifying 68F375 revision number...?
2002-09-17 by Jeff Andle
Apparently the flash programming algorithm is mask-revision dependent for the F375. My parts have the full part number, MC68F375BGMZP33 and two other lines
Messages
Browse messages
Page 9 of 12 · 561 messages matched
RE: [68300] Static Design RE:Does 68302 have BDM?
2002-09-16 by Bob McMillan
I m not aware of any evidence, but it does sound like a pretty sound theory. Regards, Robert (Bob) McMillan Technical Solutions Manager Future Electronics,
RE: [68300] Does 68302 have BDM?
2002-09-16 by Nitesh Bahekar (RBIN/EDC3) *
Thanks Bob for such a useful info. This will be greate help for the new people like me in this field. So, I can say, that newer controllers like 68332 has come
Re: [68300] Does 68302 have BDM?
2002-09-16 by Michael Pont
It s always struck me that such static designs should result in improved system reliability: for example, in the face of oscillator problems / glitches, it
RE: [68300] Does 68302 have BDM?
2002-09-16 by Bob McMillan
Nitesh, A static design allows the Microprocessor/controller to run at any speed, below it s max, including down to full stop (or static operation to put it
Re: [68300] Does 68302 have BDM?
2002-09-16 by Charles Melear
Hello everyone, No, the 68302 does NOT have a BDM mode. The 68302 is the very first part of the 68300 family. However, it s design is completely different
RE: [68300] Does 68302 have BDM?
2002-09-14 by Nitesh Bahekar (RBIN/EDC3) *
What do you mean by static microprocessor design. Regards, Nitesh Bahekar, ... http://docs.yahoo.com/info/terms/
Re: [68300] Does 68302 have BDM?
2002-09-13 by Tim Stoutamore
... From: Nitesh Bahekar (RBIN/EDC3) * ... Unlike the other 683xx parts, the 68302 s CPU is the 68000, not the CPU32 or CPU32P.
Does 68302 have BDM?
2002-09-13 by Nitesh Bahekar (RBIN/EDC3) *
I am just curious to know. If I am not wrong, I think 68302 doesn t have BDM support. Why it is so? Regards, Nitesh Bahekar, Software Engineer. (RBIN/EDC3)
Re: [68300] Re: dead (?) CPU -- RESET not released
2002-09-13 by Jeff Andle
**************************************************************************** ********* If you have modclk tied low, you will not be using the VCO / PLL. So,
Re: [68300] Re: dead (?) CPU -- RESET not released
2002-09-13 by Charles Melear
Jeff, Look for answers below in text. Regards, Charlie ... From: Jeff To: 68300@yahoogroups.com Sent: Thursday, September 12, 2002 12:09 PM Subject: [68300]
Re: [68300] dead (?) CPU
2002-09-13 by Charles Melear
Jeff, What s the storey here? Do you need a couple of samples for Motorola. I know some people there and perhaps I can put in a good word for you. Send me
Re: dead (?) CPU -- RESET not released
2002-09-12 by Jeff
I have built prototype boards with TSC pulled low as indicated in the attached e-mail (with Motorola tech support). The chips will NOT release reset (it stays
dead (?) CPU
2002-09-12 by Jeff
I built up two prototypes of a 68F375 circuit using short-run prototypes from one of the dirt cheap manufacturers. The 3.3V bus was shorted to the ground
Re: [68300] MC68376 QSM SCI
2002-09-11 by Robert Smith
Attachments for Yahoo groups can be optionally suppressed by the group administrator. You will need to contact him for the status of this particular group. As
Re: [68300] MC68376 QSM SCI
2002-09-10 by Jeff Clarke
Mot has a very good application note (AN1724/D) on an interrupt driven serial handler for the SCI. If you don t use it directly, it might give you some ideas.
Re: [68300] Re: MC68376 QSM SCI
2002-09-10 by jeffrey.tenney@gm.com
Yep, the TIE bit. Jeff john_gma on 09/10/2002 09:56:49 AM Please respond to 68300@yahoogroups.com To: 68300@yahoogroups.com cc:
Re: MC68376 QSM SCI
2002-09-10 by john_gma
Jeff, That sounds like a good idea. I was using a transmit done flag, but this seems like a simpler approach. By masking, I assume you mean the TIE
Re: [68300] MC68376 QSM SCI
2002-09-10 by Bill Hartmann
... Yes, but by option. A couple of months ago there where some viruses or other undesired attachments and Motorola turned off the attachment option. You can
Re: [68300] MC68376 QSM SCI
2002-09-10 by cwade@watlow.com
I m not sure what happened to the file. I will try to attach it again. Anyone who doesn t get it, but wants it can reach me at cwade@watlow.com. Cathy (See
Re: [68300] MC68376 QSM SCI
2002-09-10 by jeffrey.tenney@gm.com
John, Most of the time you don t want to acknowledge the interrupt if you have nothing to transmit. You want to *mask* it. Use the mask register. Later when
Re: [68300] MC68376 QSM SCI
2002-09-10 by jeffrey.tenney@gm.com
The attachment doesn t seem to be there. Does Yahoo strip attachments? Or is it just my e-mail program? Jeff cwade@watlow.com on 09/10/2002 08:38:49 AM Please
Re: [68300] MC68376 QSM SCI
2002-09-10 by cwade@watlow.com
Hello John, I have not written a comms driver for the 68376, but I have one for the 68331 which is similar. Here you go. Hope it helps with your questions.
MC68376 QSM SCI
2002-09-10 by john_gma
Hello all, I am writing a serial driver for the QSM SCI. My question is in regards to the interrupt handling. There does not seem to be a separate ISR. How do
Re: [68300] 68376: CAN bus sample mode and sample point
2002-09-04 by jeffrey.tenney@gm.com
Tim, My opinion is that 3x sampling is fluff. First, the TouCAN is the only controller I ve ever seen with that feature. Second, TouCAN documentation doesn t
Re: CAN bus consultant
2002-09-04 by joseluisrodgz
Hello, By far, the best place to ask questions to CAN experts is at the CAN list managed by Vector Informatik (Germany). You can suscribe to the list, and find
Re: [68300] CAN bus errors
2002-09-04 by jeffrey.tenney@gm.com
Jim, Is your PC on one end of the 35 meters? If so, you have a length issue. Otherwise I would suspect bit-timing settings on the PC CAN card. At spec length
68376: CAN bus sample mode and sample point
2002-09-04 by Tim Flynn
Does anyone have an opinion about chosing the three sample mode over single sample? What are the pros and cons of each? Also where should I put the sample
CAN bus consultant
2002-09-02 by Godiska, Jim
Hello all, As we are continuing to have questions and issues concerning the CAN bus and (lately) bit stuffing errors, I have been asked to locate an expert on
CAN bus errors
2002-08-31 by Godiska, Jim
Hello all, I am using a CAN bus (now at 500 kHz and about 35 meters length) with 36 identical nodes using the 68376. My loading on the bus is probably about
Re: memory access time vs bus width vs wait state
2002-08-29 by Aaron J. Grier
... count the bus cycles. unless you re running synchronously you ll have at least three bus cycles plus wait states per bus access. to transfer 32bits on the
RE: [68300] 68376: CAN bus rate and length issue
2002-08-29 by Godiska, Jim
Jeff, Cool idea. I am not to the point of needing it today, but it s great to know it exists. Jim ... From: jeffrey.tenney@gm.com
RE: [68300] 68376: CAN bus rate and length issue
2002-08-29 by Godiska, Jim
It s not a processor issue. The 68376 has a single TouCAN Module (i.e. - a single CANTX pin and a single CANRX pin). The idea is to receive a CAN message
Re: [68300] 68376: CAN bus rate and length issue
2002-08-29 by Jeff Andle
doesn t the 376 have twin CAM? The 375 does... Do you have the processor capacity to do it in the existing processor?
RE: [68300] 68376: CAN bus rate and length issue
2002-08-29 by jeffrey.tenney@gm.com
Jim, My first impression is to go with approach #2 to save cost and development time. You can go with a hardware gateway that requires *very* little
memory access time vs bus width vs wait state
2002-08-29 by rfowler
Greetings All Are there general guidelines which can predict the performance tradeoff of bus-width versus memory-access-time? for example: 70nS , 16bit Flash
RE: [68300] 68376: CAN bus rate and length issue
2002-08-29 by Godiska, Jim
I do not know of specific CAN fiber optic units. However, try going to Agilent (formerly Hewlett-Packard), they have fiber optic transmitters, receivers, and
RE: [68300] 68376: CAN bus rate and length issue
2002-08-29 by Tena Britt
I have a CAN application in which I need to provide the option for a fiber optic output. I can t use an external converter, it has to be on the board. Any
RE: 68331 PCLK frequency - an update
2002-08-29 by Stefan Wimmer
From: Robert Manktelow [mailto:robert.manktelow@telspec.co.uk] ... ...if you have a look at chapter 7.5.6 Auxiliary Timer Clock Input (PCLK) of the 331 UM,
Re: [68300] 68376: CAN bus rate and length issue
2002-08-29 by Rod.Niner@gsescales.spx.com
The cable capacitance, network design and stub length into each device can have a big effect. From the RF standpoint you want your network to look like a
Re: [68300] 68331 PCLK frequency - an update
2002-08-29 by Jeff Andle
Most of the signal inputs on the 6800 and 68K family are limited to Fs/4 because that is the internally distributed frequency in the SCIM. One exception is
68331 PCLK frequency - an update
2002-08-29 by Robert Manktelow
Hello All I have had no responses to this posting. The original is included below. Here is an update which I think is helpful. We replaced our 6.5536MHz clock
RE: [68300] 68376: CAN bus rate and length issue
2002-08-29 by Godiska, Jim
Hello Jeff, I just found this website link for calculating bit times and though you might be interested.....
RE: [68300] 68376: CAN bus rate and length issue
2002-08-29 by Godiska, Jim
Jeff, My sincere thanks for your replies. I felt I was going in the right direction, but it is always good to hear confirmation from the experts. Although I
Re: [68300] 68376: CAN bus rate and length issue
2002-08-28 by jeffrey.tenney@gm.com
Jim, Oops, correction here. Another difference in your choices for TouCAN settings is the sample mode, once per bit or three times per bit. I have no idea
Re: [68300] 68376: CAN bus rate and length issue
2002-08-28 by jeffrey.tenney@gm.com
Hello again, Jim, seems like you ve made a lot of progress since last year. You re right about the length issue. Running at 1Mbps, you re doing about as well
68376: CAN bus rate and length issue
2002-08-28 by Godiska, Jim
Hello List, I am currently using the MC68376 (using a 20 MHz external clock oscillator chip) along with Phillips TJA1050 CAN transceiver and the typical 120
Re: [68300] Discrete Input on TPU
2002-08-28 by Andrei Chichak
Charly, Use masm to assemble DIO, drop it into emulation RAM and away you go. You could use PTA as long as the signal stays in the asserted state for long
Discrete Input on TPU
2002-08-28 by Charly Mauron
Hi ! What is the best function to choose if I want to use a TPU (Mask Set G) channel to capture a state (discrete input). Thanks fort the answer Charly
68331 PCLK frequency limit
2002-08-27 by Robert Manktelow
Hello All I am feeding a 6.5536Mhz clock (50:50 mark/space ratio) into the PCLK pin of the GPT and using the 16 bit free running TCNT counter to produce a